About Me

This blog is to distribute jntu biotech prev papers ,GRE ,IELETS BOOKS to every one.if u want to give any suggestion..mail to vagdevi2k5@gmail.com...regards P.Vagdevi,B.I.E.T(Bharat Institue)

Saturday, November 22, 2008

BASIC ELECTRICAL AND ELECTRONICS ENGINEERING-SUPLY 2K8-07A

Code No: 07A10201 Set No. 1
I B.Tech Supplimentary Examinations, Aug/Sep 2008
BASIC ELECTRICAL AND ELECTRONICS ENGINEERING
(Bio-Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆ ⋆ ⋆ ⋆ ⋆
1. Three identical coils having a resistance of 10 and an inductance of 0.05 H each,
are connected in star across a 3 phase, 400 V, 50 Hz balanced supply. Calculate
the line current and the power consumed. What will be the readings of the two
watt meters connected to measure the total power? [16]
2. With neat sketch explain the magnetisation characteristics of dc shunt generator.
Also explain how to find Rc and Nc. [16]
3. Justify the necessity of controlling torque in indicating instruments. Discuss the
various methods of producing the same. Compare them. [16]
4. What is a zener diode? Draw the equivalent circuit of an ideal zener in the break-
down region. Why is zener diode used as a voltage regulator? [16]
5. With neat diagram and characteristic curves, explain the operation of JFET. [16]
6. (a) Draw the frequency response of a single stage RC coupled amplifier and explain
the reason for its variable slopes . [10]
(b) If the upper cut off frequency of a single stage RC coupled amplifier is 100 KHz,
what is the overall upper cut off frequency if five such stages are connected.[6]
7. Draw one practical circuit each for:
(a) voltage series feedback.
(b) voltage shunt feedback and justify. [16]
8. (a) Explain: ‘State Assignment’ in Asynchronous sequential machine. [6]
(b) Design a JK Flip Flop asynchronous circuit with two inputs X1 and a X2 and
a single output, X. X=1 if and only if the same input variable changes two or
more times consequently. The circuit should be hazard free. [10]
⋆ ⋆ ⋆ ⋆ ⋆
1 of 1
Code No: 07A10201 Set No. 2
I B.Tech Supplimentary Examinations, Aug/Sep 2008
BASIC ELECTRICAL AND ELECTRONICS ENGINEERING
(Bio-Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆ ⋆ ⋆ ⋆ ⋆
1. A circuit consisting of three resistances 12 18 and 36 respectively joined in
parallel is connected in series with a fourth resistance. The whole circuit is applied
with 60V and it is found that the power dissipated in the 12 resistor is 36 W.
Determine the value of the fourth resistance and the total power dissipated in the
circuit. [16]
2. (a) Discuss the various three phase transformer groups and their significance. [12]
(b) Compare the commonly used three phase connections. [4]
3. What is the function of damping system in an indicating instruments? Explain
with necessary circuit diagram the methods of producing the damping toque in an
indicating instruments? [16]
4. What is Hall effect and what is are applications? [16]
5. (a) Which biasing method provides more stabilization amongst the three types of
biasing methods? Why?
(b) Explain any one method of biasing a single stage BJT amplifier? [16]
6. Draw the circuit diagram of a transformer coupled push pull class B - power am-
plifier and explain its operation. [16]
7. (a) Explain Colpitt Oscillator operation.
(b) Discuss briefly about the properties of Quartz crystal. Draw the electrical
equivalent circuit of crystal and explain. [16]
8. What are the applications of Gay code? Discuss how Hamming code can be used
for correcting a single over on a four list message (BCD data). [16]
⋆ ⋆ ⋆ ⋆ ⋆
1 of 1
Code No: 07A10201 Set No. 3
I B.Tech Supplimentary Examinations, Aug/Sep 2008
BASIC ELECTRICAL AND ELECTRONICS ENGINEERING
(Bio-Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆ ⋆ ⋆ ⋆ ⋆
1. (a) State Ohm’s law and Kirchoff’s voltage law. [6]
(b) Find the potential difference VAB in the circuit shown Figure 1b using Kirchoffs
laws. [10]
Figure 1b
2. With neat sketch explain the magnetisation characteristics of dc shunt generator.
Also explain how to find Rc and Nc. [16]
3. (a) Compare between spring and gravity control. [8]
(b) Explain with neat sketch the air friction damping. [8]
4. (a) Give the energy band description of conductors, semiconductors and insula-
tors.
(b) What do you understand by intrinsic and extrinsic semiconductors? [8+8]
5. Analyse BJT voltage divider bias configuration. [16]
6. Explain in detail the frequency response of RC coupled amplifier. [16]
7. A Hartley oscillator is designed with L1 = 2mH, L2 = 20μH and a variable capac-
itance. Determine the range of capacitance values is the frequency of oscillation is
varied from 2050 KHz to 3050 KHz. [16]
8. (a) Realize the following function using 8:1 multiplexer. f (A, B, C, D) =  ( 0,
3, 5, 6, 9, 10, 12, 15).
(b) Implement a full subtractor using NAND gates? [16]
⋆ ⋆ ⋆ ⋆ ⋆
1 of 1
Code No: 07A10201 Set No. 4
I B.Tech Supplimentary Examinations, Aug/Sep 2008
BASIC ELECTRICAL AND ELECTRONICS ENGINEERING
(Bio-Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆ ⋆ ⋆ ⋆ ⋆
1. Calculate the equivalent resistance of the combination of resistors shown in figure
1 and also calculate the source current. [16]
Figure 1
2. Describe the principle of operation of single phase induction motor using capacitor.
Draw the circuit and phasor diagram. [16]
3. (a) Compare between spring and gravity control. [8]
(b) Explain with neat sketch the air friction damping. [8]
4. What is Hall effect and what is are applications? [16]
5. With neat diagram and characteristic curves, explain the operation of JFET. [16]
6. Draw the class B push pull emitter follower circuit and explain its operation. [16]
7. A Hartley oscillator is designed with L1 = 2mH, L2 = 20μH and a variable capac-
itance. Determine the range of capacitance values is the frequency of oscillation is
varied from 2050 KHz to 3050 KHz. [16]
8. (a) Realize the following function using 8:1 multiplexer. f (A, B, C, D) =  ( 0,
3, 5, 6, 9, 10, 12, 15).
(b) Implement a full subtractor using NAND gates? [16]
⋆ ⋆ ⋆ ⋆ ⋆
1 of 1

No comments:

Post a Comment